Fig. 3From: Main memory controller with multiple media technologies for big data workloadsLatency improvements seen from the processor side (blue) and from the memory controller point of view (orange) over the commodity DRAM memory modelBack to article page